




Spatial Debug & Debug without re-programming in Microsemi FPGAs

Pankaj Shanker, Aditya Veluri, Kinshuk Sharma
Systems Validation Group

21 Feb 2016

Agenda

- ❑ Traditional debug methods and challenges
- ❑ Our Solutions
 - ❑ Debug without re-programming
 - ❑ Spatial Debug
- ❑ Illustrative Examples
- ❑ Conclusions



Debug Challenges

- SoCs are complex
 - soft IP
 - hard IP
 - firmware IP

“conservatively, **35% to 50% of time is spent in debug** and it could go beyond that depending on the state or size of the project.”
[*Semiconductor Engineering, 2016*]

Source: <http://semiengineering.com/debug-last-bastion-of-automation/>


Top FPGA Prototyping Challenges [*Synopsys Survey 2013*]

1. Mapping ASIC Into FPGAs
2. Clocking Issues
3. **Debug Observability**

Source: <https://blogs.synopsys.com/breakingthethreelaws/2013/03/fpmm-downloads-surpass-3500-copies-do-you-have-a-copy/>


What makes Debug so painful ?

- Too many debug cycles
 - Limited observability in each iteration
 - Limited or no controllability
 - Instrumentation affects reproducibility
- Each cycle is too long
 - Need to re-run place and route
 - Must re-establish timing closure
 - Requires re-programming and system restart



Microsemi Debug Solution

- **Observability**
 - Dynamically addressable probe
 - Snapshot
 - Peek memory
- **Controllability**
 - Write probe
 - Poke memory
- **Shorter cycles**
 - No need for new RTL
 - Reproducibility



Terminology on Instrument Elements

Static: can be created and destroyed only at the FPGA design time, i.e. requires FPGA design time instrumentation + re-programming


Dynamic: can be created and destroyed on the fly during the normal operation of the DUT, i.e. no design-time re-instrumentation, no FPGA re-programming needed

In-situ: measurement can be taken in the same place the phenomenon is occurring without isolating it from other systems or altering the original conditions of the test, i.e. DUT and stimulus vector continue un-interrupted

External: can be observed/controlled with an external agent such as an oscilloscope or JTAG or SPI master

Internal: can be observed/controlled with an internal agent such as an integrated (on-chip) logic analyzer, or embedded processor

Live Probe with Feedback



LIVE PROBE

- for observability:
 - 2 probes available
 - dynamic, in-situ, external




LIVE PROBE FEEDBACK

- for controllability:
 - no limit on feedbacks
 - static, in-situ, internal



Active Probe and Memory Peek/Poke



Observability


- Sample Register
- Peek Memory Address
- dynamic, in-situ, external

Controllability

- Set Register
- Poke Memory Address
- dynamic, in-situ, external

Peripheral Peek/Poke

SmartDebug




Transceiver Block

- Protocol
- PMA Ready/ RX & TX PLL status
- PRBS traffic generation and BER monitoring
- Configuring Loopbacks, PLLs
- Register Peek and Poke
- SERDES System, PMA Lane and
- PCIeCore registers

DDR Memory Controller

- Peek & Poke Controller registers
- dynamic, in-situ, external

Example: Event Counter



Register A is toggling
 Register B is stuck at '0'
 Register B is forced to '1'

- Reset (de-) / assertion
- Clock not toggling
- Stuck-at-fault register
- Interrupts not getting asserted or asserting too often

= 0

Active Probe Read, Modify, Write

Live/Active Probes Selection

FPGA Array debug data

Live Probes Active Probes Memory Blocks Probe Insertion

Filter: Search

Instance(s): Add

Instance Tree

- COREFIFO_1
- Clocks_In_0
- DFN1C0_0
- DFN1C0_1
- DFN1C0_2
- DFN1C0_3
- DFN1C0_4
- ERROR_packet
- ItchyScratchy_0
- One_Hot_SM_0
- PACKET_MONITOR_0
- SHIFT_PACKET_0
- count2_0
- count_0

Name	Type	Read Value	Write Value
count_0_coutB[15:0]	DFF	16'h85CE	16'h
coutA_0_c[7:0]	DFF	8'hE2	8'h90

Read Active Probes Write Active Probes

Search / Select signal(s) from the design

Live Probe

Select Live Probe tab

Name	Type
CLK_OUT_1_c:Clocks_In_0/CLK_DIV_2_1/CLK_OUT:Q	DFF
CLK_OUT_3_c:Clocks_In_0/CLK_DIV_2_3/CLK_OUT:Q	DFF

Assign to Channel A -> CLK_OUT_1_c:Clocks_In_0/CLK_DIV_2_1/CLK_OUT:Q

Assign to Channel B ->

Unassign Channels


Search / Select signal(s) from the design

Memory Peek, Modify and Poke

The screenshot displays the 'FPGA Array debug data' window. On the left, a tree view shows memory blocks under 'COREFIFO_1/genblk20.UI_ram_wrapper'. The main area shows the 'Memory Blocks Selection' tab, which is highlighted with a red box and an arrow pointing to it with the text 'Select Memory Blocks tab'. Below this, the 'Current Memory Block' is set to 'COREFIFO_1/genblk20.UI_ram_wrapper_1/U2_asyncnconpipe/top_itchy_sratthy_COREFIFO_1_USRAM_top_ROC0/INST_RAM64x18_IP', and the 'Data bit Mode' is 9. A table of memory data is shown, with the first column labeled 'ADDR' in red. The table contains 16 rows of data, with the value '02D' in the 10th column of the 5th row (address 0030) highlighted with a green box. At the bottom, there are 'Read Block' and 'Write Block' buttons, with a red arrow pointing to the 'Read Block' button.

ADDR	083	016	1C2	016	1C3	016	1C4	016	1C5	016	1C6	016	1C7	096	1C8
0010	1C9	016	1CA	016	1CB	016	1CC	016	1CD	016	1CE	016	1CF	096	1D0
0020	1D1	016	1D2	016	1D3	016	1D4	016	1D5	016	1D6	016	1D7	096	1D8
0030	1D9	016	1DA	016	1DB	016	1DC	016	1DD	016	02D	016	1DF	096	1E0
0040	1E1	016	1E2	016	1E3	016	1E4	016	1E5	016	0FF	016	1E7	096	1E8
0050	1E9	016	1EA	016	1EB	016	1EC	016	1ED	016	1EE	016	1EF	096	1F0
0060	1F1	016	1F2	016	1F3	016	1F4	016	1F5	016	1F6	016	1F7	096	1F8
0070	1B9	016	1BA	016	1BB	016	1BC	016	1BD	016	1BE	016	1BF	096	1C0

Example: Frequency Meter




Is the clock toggling @ expected frequency ?

$$F_4 = 2 \left(\frac{C1}{C0} \right) F_{ref}$$

SmartDebug




Execution Control with FPGA H/W Breakpoint



FHB uses up soft gates and registers and accounts for ~ 1% overhead


Spatial Capture - Data Acquisition

SmartDebug




1. Observe Initial state of DUT: (optional)
 - With DUT held in reset, use forced trigger to halt DUT
 - Read values from registers, latches and memories represents the initial state
2. Observe interesting state of DUT:
 - Use LiveProbe Feedback to trigger HALT DUT + CortexM3 firmware
 - Read values from registers, latches and memories at the falling or rising edge of the trigger


Example: Ethernet Datapath Dies










Example: FIFO overflow



Example: Ethernet Datapath Recovered Root-cause Found



Summary

Features	Microsemi SmartDebug
Dynamic, in-situ signal probing	
Dynamic, in-situ trigger selection	
Dynamic, in-situ Event counter, Frequency Meter	
Register Observability	
Memory Observability	
Register Controllability	
Memory Controllability	

PLEASE CHECK OUT OUR DEMO TABLE

THANK YOU !



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo, CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
email: sales.support@microsemi.com
www.microsemi.com

Microsemi Corporation (MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 4,800 employees globally. Learn more at www.microsemi.com

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

©2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.