

Agile Co-Design for a Reconfigurable Datacenter

Shlomi Alkalay, Hari Angepat, Adrian Caulfield, Eric Chung, Oren Firestein, Michael Haselman, Stephen Heil, Kyle Holohan, Matt Humphrey, Tamas Juhasz, Puneet Kaur, Daniel Lo, Todd Massengill, Kalin Ovtcharov, Michael Papamichael, Andrew Putnam, Raja Seera, Rimon Tadros, Jason Thong, Lisa Woods, Derek Chiou, Sitaram Lanka, Doug Burger

*Acknowledgments: CSI Team, Altera
FPGA'16 Designer Session*



Or: 8 Requirements for Deploying and Developing Algorithms for FPGAs at Scale

Shlomi Alkalay, Hari Angepat, Adrian Caulfield, Eric Chung, Oren Firestein, Michael Haselman, Stephen Heil, Kyle Holohan, Matt Humphrey, Tamas Juhasz, Puneet Kaur, Daniel Lo, Todd Massengill, Kalin Ovtcharov, Michael Papamichael, Andrew Putnam, Raja Seera, Rimon Tadros, Jason Thong, Lisa Woods, Derek Chiou, Sitaram Lanka, Doug Burger

*Acknowledgments: CSI Team, Altera
FPGA'16 Designer Session*


Project Catapult History


- December 9, 2010 – initial meeting
 - Christmas break 2010: feasible to accelerate ranking?
 - January 12, 2011: meeting with Bing leadership
- 2011 – v0: ported Bing ranking stack, built BFB board
- 2012 – v1: developed distributed architecture
- 2013 – Took v1 to scale, Bing pilot
- 2014 – v2: developed new architecture
- 2015 – Production



Catapult FPGA Accelerator Card


- Altera Stratix V D5
- 172,600 ALMs, 2,014 M20Ks, 1,590 DSPs
- PCIe Gen 3 x8
- 8GB DDR3-1333
- Powered by PCIe slot
- Torus Network







1,632 server pilot deployed in production BN datacenter

MICROSOFT SUPERCHARGES BING SEARCH WITH PROGRAMMABLE CHIPS




<http://www.wired.com/2014/06/microsoft-fpga/>

MICROSOFT SUPERCHARGES BING SEARCH WITH PROGRAM




<http://www.wired.com/2014/06/microsoft-fpga/>

So You Want to Compute With FPGAs?




Anecdote

- Newly hired FPGA developer assigned to port critical Bing feature to FPGA
- Using Catapult platform, developer built and deployed new feature with >2X net gain in 1 month




Requirement 1: Build Production-Class Platform for Developers, Developers, Developers, ...




Catapult Windows SDK & PCIe Driver

- SDK: thread- and multi-process safe library for CPU-FPGA message passing
- Driver: handles FPGA reconfiguration without server reboot (~3sec)
- Shells, SDKs, and Drivers are compatible across versions




Requirement 2: Be Obsessively Data-Driven When Selecting Features To Accelerate

- Real cloud workloads extremely diverse and complicated
- Invest in in-situ performance profiling of target application
- Optimize on "return per LUT"



FPGA Feature Coverage: Area vs. CPU Offload




Requirement 3: Don't Underestimate Software

- Invest properly in architecting efficient, correct HW-SW contract
 - Ignoring this can lead to performance pathologies, hangs, parity issues
- Establish through formal HW-SW contracts
 - Formalize and evolve through APIs and header definitions
 - Closely monitor SW overheads
 - Run-time check of HW-SW versions and data types
 - Tight coordination with software teams
- Build tools to automate code generation from precise specifications

Requirement 4: Scale Out FPGA Tools in Cloud

- MS Cloud Tools
 - Run place-and-route and simulation tools on scalable resources
 - Speed up timing closure with parallel seeds
 - Must support determinism
 - Build caching shared amongst multiple users
 - Visual Studio integration
 - Partial reconfiguration
 - Static lock regions



Requirement 5: Automate Hardware Testing


- Invest in framework for automatic regression testing with FPGAs
- Test HW automatically on check-ins
 - Cross-compatibility between software/drivers/shell
 - Reconfiguration stress test
 - Factory test
 - Applications
 - Golden images

The screenshot displays the Microsoft Visual Studio interface. At the top, the title bar reads "Build Catapult-Software_20160217.1 - Microsoft Visual Studio". The menu bar includes FILE, EDIT, VIEW, PROJECT, BUILD, DEBUG, TEAM, TOOLS, TEST, ARCHITECTURE, ANALYZE, WINDOW, and HELP. The main window shows a build summary for "Catapult-Software_20160217.1 - Build succeeded". Below this, it states "[PG03]Project Collection Service Accounts triggered Catapult-Software (Data Center Futures) for changeset 276331" and "Ran for 22.6 minutes (XCG-BFB-05 - Controller), completed 34.2 hours ago". The "Latest Activity" section is empty. The "Test Results" window is open, showing a table of test results. The table has three columns: Result, Test Name, and ID. All 22 tests listed are marked as "Passed".

Result	Test Name	ID
Passed	FPGA_TFSTests	s:\builds\215\6503\binaries\fpga_tfstests.FPGA_TF
Passed	01- FPGA_GetBuildDrops (FPGA_TFSTests)	s:\builds\215\6503\binaries\fpga_tfstests.01- FPGA
Passed	02- fpga_runtests (FPGA_TFSTests)	s:\builds\215\6503\binaries\fpga_tfstests.02- fpga
Passed	03- fpga_rsupgmgolden (fpga_runtests)	s:\builds\215\6503\binaries\fpga_tfstests.03- fpga
Passed	04- fpga_disableable (fpga_runtests)	s:\builds\215\6503\binaries\fpga_tfstests.04- fpga
Passed	05- fpga_rsugoldenloop (fpga_runtests)	s:\builds\215\6503\binaries\fpga_tfstests.05- fpga
Passed	06- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.06- fpga
Passed	07- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.07- fpga
Passed	08- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.08- fpga
Passed	09- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.09- fpga
Passed	10- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.10- fpga
Passed	11- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.11- fpga
Passed	12- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.12- fpga
Passed	13- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.13- fpga
Passed	14- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.14- fpga
Passed	15- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.15- fpga
Passed	16- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.16- fpga
Passed	17- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.17- fpga
Passed	18- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.18- fpga
Passed	19- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.19- fpga
Passed	20- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.20- fpga
Passed	21- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.21- fpga
Passed	22- fpga_rsurreconfiggolden (fpga_rsugoldenloop)	s:\builds\215\6503\binaries\fpga_tfstests.22- fpga

Requirement 6: Adopt Software Best Practices

- Establish high bar for coding
- No “lone-wolf” check-ins
- Rigorous code reviews
- Strict coding guidelines
- Automate linting on check-ins
- Track tasks systematically (e.g., Visual Studio TFS)



Requirement 7: Prepare for Bugs in Deployment

- Challenges

- Bugs inevitably slip into deployment → lead to stalls or hangs in software
- *No digital logic analyzer (e.g., Signaltap)*

- Goals


- Minimize service disruption during bug-induced failure
- Minimize time-to-recovery
- Collect information for off-line repro and debug

- Solutions

- Lightweight in-situ monitoring and mitigation of failures in the FPGA itself
- Examples: Flight Data Recorder, Hardware Exceptions, Role self-reset
- *Enabled successful debug of rare FPGA hang (once every few days) in datacenter*

Requirement 8: Support Fault Tolerance at Scale

- Challenges in Large-Scale Deployments
 - How to minimize server disruption during FPGA reconfiguration?
 - How to track FPGAs' health across datacenter?
 - How to distinguish FPGA failures from others?
 - How to log FPGAs without disrupting service?
 - How to respond to failures?
- Solutions
 - Datacenter-scale telemetry of FPGAs using AP
 - Tuned drivers minimized impact during reconfiguration
 - Continuous monitoring using watchdogs → automatic triage steps
 - DRI for 24/7 monitoring of liveness



Closing Remarks

- Programmable logic can play major role in datacenter architecture
 - Will enable new applications, services to be cost effective
- It is viable to support a high rate of innovation with robust, scalable, & productive development platform
- erchung@microsoft.com