




# **Just In Time Assembly of Accelerators**

**Sen Ma, Zeyad Aklah, David Andrews  
University of Arkansas  
2016.02**

**Do you enjoy waiting for synthesis?**



# (Xilinx V7) Synthesis + Place & Route Time (mins)



(Xilinx V7) Synthesis + Place & Route Time (mins)



**$S = \text{AVG}(dA, SA)$  ;**

**$S = \text{VMUL}(dA, dB, S)$ ;**

**$S = \text{RED}(dB, SB)$  ;**



**$S = VMUL( AVG(dA, SA), RED(dB, SB), S );$**




**$S = VMUL( RED(dA, SA), AVG(dB, SB), S );$**








$$S = f_3( f_1( dA, SA) , f_2( dB, SB) , S );$$













$$S = f_3( f_1( dA, SA ), f_2( dB, SB ), S );$$












# User Application

```
int tmp = 0;
tmp = REDUCE (
  VMUL (dataA, dataB, Size) );
```

Compile DSL

Build IR

Extract Patterns



## Interpreter Call Generation

```
VAM_GET_Tile &PR1 U1
VAM_LOAD_Tile PR1 VMUL
VAM_GET_BRAM &BRAM1 dataA
VAM_GET_Tile &PR2 U2
VAM_GET_BRAM &BRAM2 dataB
VAM_LOAD_Tile PR2 REDUCE
VAM_GET_BRAM &BRAM3 tmp
VAM_DMA dataA BRAM1
VAM_DMA dataB BRAM2
VAM_ROUTE PR1 PR2
VAM_START PR1 PR2
VAM_DONE PR1 PR2
VAM_DMA BRAM3 tmp
```


Compiler



Portable Calls


Bit-Streams

MicroBlaze  
(Application, OS + Interpreter\*)




2 x 2 Tile Array on Xilinx Kintex 7

MicroBlaze  
(Application, OS + Interpreter\*)




3 x 3 Tile Array on Xilinx Virtex 7

MicroBlaze  
(Application, OS + Interpreter\*)



Top 2 x 2 Tile Array on Xilinx Virtex 7

MicroBlaze  
(Application, OS + Interpreter\*)





\* Interpreters can be implemented in SW or in HW.



# User Application

```
int tmp = 0;
tmp = REDUCE (
  VMUL (dataA, dataB, Size) );
```





### Interpreter Call Generation

```

VAM_GET_Tile &PR1 U1
VAM_LOAD_Tile PR1 VMUL
VAM_GET_BRAM &BRAM1 dataA
VAM_GET_Tile &PR2 U2
VAM_GET_BRAM &BRAM2 dataB
VAM_LOAD_Tile PR2 REDUCE
VAM_GET_BRAM &BRAM3 tmp
VAM_DMA dataA BRAM1
VAM_DMA dataB BRAM2
VAM_ROUTE PR1 PR2
VAM_START PR1 PR2
VAM_DONE PR1 PR2
VAM_DMA BRAM3 tmp
  
```

Compiler



\* Interpreters can be implemented in SW or in HW.




# User Application

```
int tmp = 0;  
tmp = REDUCE (  
  VMUL (dataA, dataB, Size) );
```

Compile DSL

Build IR

Extract Patterns



Interpreter Call Generation

```
VAM_GET_Tile &PR1 U1  
VAM_GET_Tile &PR2 U2  
VAM_GET_Tile &PR3 U2  
VAM_GET_BRAM &M2 dataB  
VAM_DMA dataA BRAM1  
VAM_DMA dataB BRAM2  
VAM_DMA tmp BRAM3  
VAM_DONE PR1 PR2
```

**DFG Executable is Equivalent of Java Byte Code**


Compiler



Portable Calls


Bit-Streams

MicroBlaze (Application, OS + Interpreter\*)




2 x 2 Tile Array on Xilinx Kintex 7

MicroBlaze (Application, OS + Interpreter\*)




3 x 3 Tile Array on Xilinx Virtex 7

MicroBlaze (Application, OS + Interpreter\*)



Tow 2 x 2 Tile Array on Xilinx Virtex 7

MicroBlaze (Application, OS + Interpreter\*)



\* Interpreters can be implemented in SW or in HW.




# User Application

```
int tmp = 0;
tmp = REDUCE (
  VMUL (dataA, dataB, Size) );
```

Compile DSL

Build IR

Extract Patterns



**Delite Compiler**  
**DFG**

Interpreter Call Generation


```
VAM_GET_Tile &PR1 U1
VAM_GET_Tile &PR2 U2
VAM_GET_Tile &PR3 U2
VAM_GET_BRAM &M2 dataB
VAM_DMA dataA BRAM1
VAM_DMA dataB BRAM2
VAM_DMA tmp BRAM3
VAM_DONE PR1 PR2
```

**DFG Executable is Equivalent of Java Byte Code**

Compiler


Portable Calls

**Interpreter (aka JVM) allows DFG to execute on All platforms : Enables Portability**




\* Interpreters can be implemented in SW or in HW.






	SWITCH	Tile
LUTs	3,000	9,600
BRAMs	24KB	360KB
DSPs	-	80





## Interesting:

- ◆ Size of overlay tile.
- ◆ Topology.
- ◆ Interconnect overhead.
- ◆ Programming model.





**Thank you!**  
**Come to see us in poster session!**

